library ieee;
use ieee.std_logic_1164.all;

entity and3 is
	port (
		a,b,c : in bit;
		z : out bit
	);
end entity and3;

architecture DATAFLOW of and3 is
	
begin

	z <= a AND b AND c;

end architecture DATAFLOW;